A 14-bit Hybrid Incremental Sigma-Delta/Cyclic ADC for X-ray Linear Array Sensor
نویسندگان
چکیده
Yuze Niu 1,2, Yacong Zhang 1,2,*, Zhuo Zhang 1,2, Miaomiao Fan 1, Wengao Lu 1,2 and Zhongjian Chen 1,2 1 Key Laboratory of Microelectronic Devices and Circuits, Department of Microelectronics, Peking University, Beijing 100871, China; [email protected] (Y.N.); [email protected] (Z.Z.); [email protected] (M.F.); [email protected] (W.L.); [email protected] (Z.C.) 2 Peking University Information Technology Institute (Tianjin Binhai), Tianjin 300452, China * Correspondence: [email protected]
منابع مشابه
Progress in voltage and current mode on-chip analog-to-digital converters for CMOS image sensors
Two 8 bit successive approximation analog-to-digital converter (ADC) designs and a 12 bit current mode incremental sigma delta (Z-L) ADC have been designed, fabricated, and tested. The successive approximation test chip designs are compatible with active pixel sensor (APS) column parallel architectures with a 20.4 j.tm pitch in a 1.2 m n-well CMOS process and a 40 tm pitch in a 2 j.tm n-well CM...
متن کاملFocal-Plane CMOS Wavelet Feature Extraction for Real-Time Pattern Recognition
Kernel-based pattern recognition paradigms such as support vector machines (SVM) require computationally intensive feature extraction methods for high-performance real-time object detection in video. The CMOS sensory parallel processor architecture presented here computes delta-sigma (∆Σ)-modulated Haar wavelet transform on the focal plane in real time. The active pixel array is integrated with...
متن کاملTwo-step continuous-time incremental sigma-delta ADC
A two-step continuous-time (CT) incremental sigma-delta (ΣΔ) ADC, which enhances the performance of conventional CT incremental ΣΔ ADCs, is proposed. By pipelining two second-order CT incremental ΣΔ ADCs, the proposed two-step architecture can achieve high resolution without sacrificing the conversion rate. Compared to other alternatives, the two-step CT incremental ΣΔ ADC exhibits the freedom ...
متن کاملDesign and Implementation of Decimation Filter for 15-bit Sigma-Delta ADC Based on FBGA
A 15 bit Sigma-Delta ADC for a signal band of 40K Hz is designed in MATLAB Simulink and then implemented using Xilinx system generator tool. The second order SigmaDelta modulator is designed to work at a signal band of 40 KHz at an Oversampling ratio (OSR) of 128 with a sampling frequency of 10.24 MHz. The proposed decimation filter design is consists of a third order Cascaded Integrator Comb f...
متن کاملDigital Pixel Sensor Array with Logarithmic Delta-Sigma Architecture
Like the human eye, logarithmic image sensors achieve wide dynamic range easily at video rates, but, unlike the human eye, they suffer from low peak signal-to-noise-and-distortion ratios (PSNDRs). To improve the PSNDR, we propose integrating a delta-sigma analog-to-digital converter (ADC) in each pixel. An image sensor employing this architecture is designed, built and tested in 0.18 micron com...
متن کامل